Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Add in different shared memory and register tile size options #4

Open
maddyscientist opened this issue Jan 10, 2014 · 0 comments
Open

Comments

@maddyscientist
Copy link
Contributor

The current code is hard-coded to use 2x2 register tiling and 8x8 shared memory tiling. More variants should be included to allow for the possibility of better performance on different architectures.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

1 participant