How to disable DRAM ECC when flashing an image on the NVIDIA Jetson AGX Xavier/Orin Industrial? #1562
Replies: 1 comment
-
Can you successfully flash using the stock L4T/JetPack kit and their If that does work, then from comparing that file against the normal (ECC) L4T config file for JAXi, I see that besides the BPFDTB file, the kernel (and bootloader) DTB file is also different, the SCEFILE setting is removed, and the EMMC_BCT, MISC_CONFIG, and MISC_COLD_BOOT_CONFIG files go back to normal for the AGX Xavier. It also looks like they dropped one of the DTB overlays. You'd need to make corresponding changes to your machine config/flashvars settings. |
Beta Was this translation helpful? Give feedback.
-
In the config file: tegra194-mb1-bct-misc-flash-jaxi.cfg I found settings regarding the ECC (carveout.misc.ecc_protected, carveout.os.ecc_protected, carveout.cpubl.ecc_protected, etc..) but disabling them causes the following flashing errors:
flash PC side:
Jetson serial:
And NVIDIA mentioned the use of a different config on their forums: https://forums.developer.nvidia.com/t/disabling-dram-ecc-on-jaxi/280970/3, but I tried to use the following config file for the BPFDTB:
BPFDTB_FILE="tegra194-a02-bpmp-p2888-0008-b01-jaxi-noecc_lz4.dtb"
which didn't seem to have any effect.I want to disable DRAM ECC to keep the memory contents after a reboot (while power stays available) so we can use ramoops to log kernel errors after a reboot.
Beta Was this translation helpful? Give feedback.
All reactions