We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Like "end loop;" the "end block;" statement is valid. This is highlighted as a syntax error but correct according to the VHDL standard.
The text was updated successfully, but these errors were encountered:
No branches or pull requests
Like "end loop;" the "end block;" statement is valid. This is highlighted as a syntax error but correct according to the VHDL standard.
The text was updated successfully, but these errors were encountered: