Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Mu BIOS Team: HSIO0 and HSIO1 assignment change #2

Open
ReaverShadow opened this issue Jun 10, 2024 · 0 comments
Open

Mu BIOS Team: HSIO0 and HSIO1 assignment change #2

ReaverShadow opened this issue Jun 10, 2024 · 0 comments
Labels
question Further information is requested

Comments

@ReaverShadow
Copy link
Owner

ReaverShadow commented Jun 10, 2024 •
edited
Loading

There are different BIOS versions for the Mu which change the feature the HSIO are delivering. Currently HSIO0 and HSIO1 are USB 3.2 lanes. Can this be changed and tied with HSIO2 and HSIO3 to make another PCIe 3.0 x4 "slot"? Is this was the referred PCIE BIOS will be?

Ideal would like two PCIe 3.0 x4 slot, one for NVMe M.2 storage, and another for USB4/TB4 controller.
@ReaverShadow ReaverShadow added the question Further information is requested label Jun 10, 2024
@ReaverShadow ReaverShadow changed the title Question: HSIO0 and HSIO1 assignment change Mu BIOS Team: HSIO0 and HSIO1 assignment change Jun 12, 2024
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees
No one assigned
Labels
question Further information is requested
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
1 participant
@ReaverShadow