Skip to content

Latest commit

 

History

History
6 lines (4 loc) · 239 Bytes

README.adoc

File metadata and controls

6 lines (4 loc) · 239 Bytes

KV10 - A PDP-10 Processor

Here is the Verilog code to implement a PDP-10 processor. It’s most definitely still in development though it’s executing processor diagnostics in the simulator and has even run on a real FPGA once or twice.