vtype register layout bits contents XLEN-1:7 Reserved (write 0) 6:5 vediv[1:0] # Used by EDIV extension 4:2 vsew[2:0] 1:0 vlmul[1:0]