Skip to content
View Devipriya1921's full-sized avatar
🎯
Focusing
🎯
Focusing

Block or report Devipriya1921

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Devipriya1921/README.md

Blue Pink Abstract Playful Study Tips Graph (1)

Hi there👋 I am Devipriya..!!

  • 🔭 I have undergone training in Physical Design from VLSI System Design (VSD) and Semiconductor Fabless Accelerator Lab (SFAL), Bangalore.
  • Currently working as an Applications Engineer at Synopsys, Bangalore.
  • 📫 You can connect with me on LinkedIn

Ikarthikmb

My Stats :

Github stats

Top Languages Card

Pinned Loading

  1. VSDBabySoC_ICC2 VSDBabySoC_ICC2 Public

    Verilog 8 2

  2. Physical-Verification-using-synopsys-40nm Physical-Verification-using-synopsys-40nm Public

    6

  3. vsdserializer_v1 vsdserializer_v1 Public

    Verilog 10 4

  4. avsddac28nm avsddac28nm Public

    HTML

  5. Physical_Design_Using_OpenLANE_Sky130 Physical_Design_Using_OpenLANE_Sky130 Public

    Verilog 8 4