Skip to content

Issues: FPGA-Research/FABulous

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort

Issues list

GL simulation failing
#252 opened Nov 21, 2024 by mole99
Xs in Demo Project Simulation
#246 opened Nov 5, 2024 by hhnurr
Dependency Revaluation
#236 opened Oct 2, 2024 by mole99
Configuration State Machine
#215 opened Jul 30, 2024 by RobB720
Waveform
#213 opened Jul 29, 2024 by CarlosQbit
Configuration FrameStrobe Widths
#168 opened Apr 25, 2024 by RobB720
One-hot Mux Implementation
#166 opened Mar 5, 2024 by RobB720
Mux input ordering
#165 opened Mar 5, 2024 by RobB720
Missing configuration for CPU_IO
#160 opened Feb 21, 2024 by mole99
Code Formatter
#158 opened Feb 19, 2024 by mole99
Orientations of basic tiles
#157 opened Feb 19, 2024 by mole99
Improve CI
#156 opened Feb 19, 2024 by mole99
6 tasks
VHDL generation broken
#153 opened Feb 17, 2024 by mole99
FABulous API
#150 opened Feb 5, 2024 by mole99
Workflow fail silently
#147 opened Feb 2, 2024 by KelvinChung2000
synthesis error
#145 opened Jan 27, 2024 by anudeepdharavathu
ProTip! Type g p on any issue or pull request to go back to the pull request listing page.