Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

[rtl] complete stdlib Queue and add "almost" ports #823

Merged
merged 1 commit into from
Nov 1, 2024
Merged

Conversation

unlsycn
Copy link
Contributor

@unlsycn unlsycn commented Oct 31, 2024

No description provided.


val io = Wire(new QueueIO(gen))
if (entries == 1) {
val data = Reg(gen)
Copy link
Member

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Suggested change
val data = Reg(gen)
val data = if(resetMem)RegInit(0.U.asTypeOf(gen))else(Reg(gen))

@sequencer sequencer merged commit fe50d4c into master Nov 1, 2024
129 checks passed
@sequencer sequencer deleted the dwbb-fifo branch November 1, 2024 05:58
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants