Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

fix: #2171 #2314

Open
wants to merge 3 commits into
base: master
Choose a base branch
from

Conversation

Bhavin-umatiya
Copy link

fix issue: #2171

Copy link
Collaborator

@fangism fangism left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Great start, thank you for working on this!

@@ -35,14 +35,16 @@ struct LintConfigParameterDescriptor {
std::string description;
};

struct LintRuleDescriptor {
Copy link
Collaborator

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Did you mean to delete this?

} // namespace verilog

#endif // VERIBLE_VERILOG_ANALYSIS_DESCRIPTIONS_H_
std::string format_long_description(const std::string& description) {
Copy link
Collaborator

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Is this new function used anywhere? If so, you may declare it in a .h file, but define it in the corresponding .cc file.

Copy link
Collaborator

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

This file doesn't look like it should be added in this PR.
(I'm not familiar with VSCode and how this should work. Perhaps someone else can comment?)

Copy link
Collaborator

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Are you missing the change to the verilog-preprocess.h that includes the new condition_stack_ class member and AnnotatePreprocessorDirectives method?

@@ -1035,3 +1035,29 @@ TEST(VerilogPreprocessTest,

} // namespace
} // namespace verilog

TEST(PreprocessorAnnotationTest, AnnotatesConditionals) {
Copy link
Collaborator

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Nice test!
I suggest adding tests to cover ifndef and elsif as well.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants