Skip to content
wirelength_analyzer

[pull] master from Xilinx:master #72

Sign in to view logs

[pull] master from Xilinx:master

[pull] master from Xilinx:master #72

Triggered via pull request December 15, 2023 00:29
@pullpull[bot]
opened #13
Xilinx:master
Status Success
Total duration 2m 54s
Artifacts –

wirelength_analyzer.yml

on: pull_request
unittests
2m 43s
unittests
Fit to window
Zoom out
Zoom in