bench: add project toml and simplify some Verilog syntax for s3 #557
Annotations
1 error
|
Run Python Unittests
Process completed with exit code 1.
|
The logs for this run have expired and are no longer available.
Loading