Skip to content

Actions: llvm/circt

Actions

Build and Test

Actions

Loading...
Loading

Show workflow options

Create status badge

Loading
buildAndTest.yml
4,393 workflow run results
4,393 workflow run results

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

[ImportVerilog] [SROA] [Mem2Reg][Canonicalizers]Support Passes for Nested Type Build and Test #25843: Pull request #7158 synchronize by mingzheTerapines
July 3, 2024 07:43 14m 7s Terapines:mingzhe-structRef
Terapines:mingzhe-structRef
July 3, 2024 07:43 14m 7s
[ImportVerilog] [SROA] [Mem2Reg][Canonicalizers]Support Passes for Nested Type Build and Test #25842: Pull request #7158 synchronize by mingzheTerapines
July 3, 2024 07:34 13m 54s Terapines:mingzhe-structRef
Terapines:mingzhe-structRef
July 3, 2024 07:34 13m 54s
[ImportVerilog] [SROA] [Mem2Reg][Canonicalizers]Support Passes for Nested Type Build and Test #25841: Pull request #7158 synchronize by mingzheTerapines
July 3, 2024 07:26 12m 27s Terapines:mingzhe-structRef
Terapines:mingzhe-structRef
July 3, 2024 07:26 12m 27s
[Moore] Add AssignedVarOp and canonicalization for VariableOp. Build and Test #25840: Pull request #7251 synchronize by hailongSun2000
July 3, 2024 06:09 14m 11s Terapines:hailong/add-assigned-variable-op
Terapines:hailong/add-assigned-variable-op
July 3, 2024 06:09 14m 11s
[FIRRTL] Add input and output names to DPI intrinsic (#7265) Build and Test #25839: Commit 0bcfbdc pushed by uenoku
July 3, 2024 05:16 13m 57s main
main
July 3, 2024 05:16 13m 57s
[ImportVerilog]Dedup module Op Build and Test #25838: Pull request #7245 synchronize by mingzheTerapines
July 3, 2024 02:44 13m 27s Terapines:mingzhe-DedupOpt
Terapines:mingzhe-DedupOpt
July 3, 2024 02:44 13m 27s
[ImportVerilog]Dedup module Op Build and Test #25837: Pull request #7245 synchronize by mingzheTerapines
July 3, 2024 02:41 49s Terapines:mingzhe-DedupOpt
Terapines:mingzhe-DedupOpt
July 3, 2024 02:41 49s
[Moore] To make SVModule having a graph region. (#7258) Build and Test #25836: Commit 2ec4a1c pushed by hailongSun2000
July 3, 2024 01:49 13m 55s main
main
July 3, 2024 01:49 13m 55s
[Moore] To make SVModule having a graph region. Build and Test #25835: Pull request #7258 synchronize by hailongSun2000
July 3, 2024 01:36 13m 0s Terapines:hailong/add-RegionKindInterface-for-SVModule
Terapines:hailong/add-RegionKindInterface-for-SVModule
July 3, 2024 01:36 13m 0s
[ImportVerilog]Dedup module Op Build and Test #25834: Pull request #7245 synchronize by mingzheTerapines
July 3, 2024 01:24 13m 33s Terapines:mingzhe-DedupOpt
Terapines:mingzhe-DedupOpt
July 3, 2024 01:24 13m 33s
[ImportVerilog] [SROA] [Mem2Reg][Canonicalizers]Support Passes for Nested Type Build and Test #25833: Pull request #7158 synchronize by mingzheTerapines
July 3, 2024 01:23 13m 50s Terapines:mingzhe-structRef
Terapines:mingzhe-structRef
July 3, 2024 01:23 13m 50s
[Arc] Add VectorizeOp canonicalization (#7146) Build and Test #25832: Commit dbb07f3 pushed by fabianschuiki
July 2, 2024 23:29 13m 57s main
main
July 2, 2024 23:29 13m 57s
[FIRRTL][FIRParser] Tokenize Commas Build and Test #25831: Pull request #7206 synchronize by mmaloney-sf
July 2, 2024 22:56 15m 6s mmaloney-sf:mmaloney/tokenize_commas
mmaloney-sf:mmaloney/tokenize_commas
July 2, 2024 22:56 15m 6s
[FIRRTL][FIRParser] Tokenize Commas Build and Test #25830: Pull request #7206 synchronize by mmaloney-sf
July 2, 2024 22:12 13m 44s mmaloney-sf:mmaloney/tokenize_commas
mmaloney-sf:mmaloney/tokenize_commas
July 2, 2024 22:12 13m 44s
[FIRRTL] Ensure hierpath considers owning module in LowerClasses. (#7… Build and Test #25829: Commit f6ee408 pushed by mikeurbach
July 2, 2024 21:40 14m 37s main
main
July 2, 2024 21:40 14m 37s
[FIRRTL] Fix use-after-free in InferReset Build and Test #25828: Pull request #7273 synchronize by darthscsi
July 2, 2024 21:17 13m 32s dev/darthscsi/7225
dev/darthscsi/7225
July 2, 2024 21:17 13m 32s
[FIRRTL][FIRParser] Tokenize Commas Build and Test #25827: Pull request #7206 synchronize by mmaloney-sf
July 2, 2024 20:48 13m 43s mmaloney-sf:mmaloney/tokenize_commas
mmaloney-sf:mmaloney/tokenize_commas
July 2, 2024 20:48 13m 43s
[FIRRTL] Fix use-after-free in InferReset Build and Test #25826: Pull request #7273 opened by darthscsi
July 2, 2024 20:46 12m 24s dev/darthscsi/7225
dev/darthscsi/7225
July 2, 2024 20:46 12m 24s
[FIRRTL][FIRParser] Tokenize Commas Build and Test #25825: Pull request #7206 synchronize by mmaloney-sf
July 2, 2024 20:40 40s mmaloney-sf:mmaloney/tokenize_commas
mmaloney-sf:mmaloney/tokenize_commas
July 2, 2024 20:40 40s
[FIRRTL] Ensure hierpath considers owning module in LowerClasses. Build and Test #25824: Pull request #7272 opened by mikeurbach
July 2, 2024 20:38 13m 28s mikeurbach/lower-classes-owning-module-hierpath
mikeurbach/lower-classes-owning-module-hierpath
July 2, 2024 20:38 13m 28s
[FIRRTL][HW] Change default implementation of CombDataFlow and add it to DPI intrinsic Build and Test #25823: Pull request #7267 opened by uenoku
July 2, 2024 18:05 14m 17s dev/hidetou/comb-interface-dpi
dev/hidetou/comb-interface-dpi
July 2, 2024 18:05 14m 17s
[FIRRTL] Add input and output names to DPI intrinsic Build and Test #25822: Pull request #7265 synchronize by uenoku
July 2, 2024 17:30 15m 10s dev/hidetou/dpi-name
dev/hidetou/dpi-name
July 2, 2024 17:30 15m 10s
[FIRRTL] Add input and output names to DPI intrinsic Build and Test #25821: Pull request #7265 synchronize by uenoku
July 2, 2024 17:29 43s dev/hidetou/dpi-name
dev/hidetou/dpi-name
July 2, 2024 17:29 43s
[FIRRTL] Add input and output names to DPI intrinsic Build and Test #25820: Pull request #7265 synchronize by uenoku
July 2, 2024 17:10 12m 31s dev/hidetou/dpi-name
dev/hidetou/dpi-name
July 2, 2024 17:10 12m 31s
[FIRRTL] Add input and output names to DPI intrinsic Build and Test #25819: Pull request #7265 opened by uenoku
July 2, 2024 17:02 43s dev/hidetou/dpi-name
dev/hidetou/dpi-name
July 2, 2024 17:02 43s