Skip to content
Ibex Private CI

[rtl] Fix counter reset value on FPGA #208

Sign in to view logs

[rtl] Fix counter reset value on FPGA

[rtl] Fix counter reset value on FPGA #208

Triggered via pull request November 28, 2024 06:55
@nasahlpanasahlpa
synchronize #2226
Status Success
Total duration 14s
Artifacts –

private-ci.yml

on: pull_request_target
Trigger Private CI
3s
Trigger Private CI
Fit to window
Zoom out
Zoom in