Extend Vivado run script to support FPGAs of the Versal family #450
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
Building bitstreams for the Versal family was not yet supported through the run script for Vivado. This change adds support for Versal FPGA's by the following means:
STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE
is only set if it exists. For the Versal family, this step has been replaced bywrite_device_image
and hence the property would not apply, throwing an error.bif
instead of.bit
, which made copying the.bit
file throw an error. Now, after completion of the run, either a.bit
or.bif
file will be copied to the project workroot.The test reference files have been updated accordingly...