fixup! chore(core): refactor boot_args

trezor · Nov 7, 2023 · e8c4b3e · e8c4b3e
1 parent e6fd0e4
commit e8c4b3e
Show file tree

Hide file tree

Showing 11 changed files with 28 additions and 28 deletions.
diff --git a/core/embed/boardloader/memory_stm32u5a.ld b/core/embed/boardloader/memory_stm32u5a.ld
@@ -98,11 +98,11 @@ SECTIONS {
     . = ALIGN(4);
   } >SRAM5
 
-  .boot_args : ALIGN(4) {
+  .boot_args : ALIGN(8) {
     *(.boot_command*);
-    . = ALIGN(4);
+    . = ALIGN(8);
     *(.boot_args*);
-    . = ALIGN(4);
+    . = ALIGN(8);
   } >BOOT_ARGS
 
 

diff --git a/core/embed/bootloader/memory_stm32f4.ld b/core/embed/bootloader/memory_stm32f4.ld
@@ -69,9 +69,9 @@ SECTIONS {
     . = ALIGN(4);
   } >SRAM
 
-  .boot_args : ALIGN(4) {
+  .boot_args : ALIGN(8) {
     *(.boot_args*);
-    . = ALIGN(4);
+    . = ALIGN(8);
   } >BOOT_ARGS
 
 }
diff --git a/core/embed/bootloader/memory_stm32u5a.ld b/core/embed/bootloader/memory_stm32u5a.ld
@@ -99,10 +99,10 @@ SECTIONS {
     . = ALIGN(4);
   } >SRAM5
 
-  .boot_args : ALIGN(4) {
+  .boot_args : ALIGN(8) {
     *(.boot_command*);
-    . = ALIGN(4);
+    . = ALIGN(8);
     *(.boot_args*);
-    . = ALIGN(4);
+    . = ALIGN(8);
   } >BOOT_ARGS
 }
diff --git a/core/embed/bootloader_ci/memory_stm32f4.ld b/core/embed/bootloader_ci/memory_stm32f4.ld
@@ -69,8 +69,8 @@ SECTIONS {
     . = ALIGN(4);
   } >SRAM
 
-  .boot_args : ALIGN(4) {
+  .boot_args : ALIGN(8) {
     *(.boot_args*);
-    . = ALIGN(4);
+    . = ALIGN(8);
   } >BOOT_ARGS
 }
diff --git a/core/embed/bootloader_ci/memory_stm32u5a.ld b/core/embed/bootloader_ci/memory_stm32u5a.ld
@@ -99,10 +99,10 @@ SECTIONS {
     . = ALIGN(4);
   } >SRAM5
 
-  .boot_args : ALIGN(4) {
+  .boot_args : ALIGN(8) {
     *(.boot_command*);
-    . = ALIGN(4);
+    . = ALIGN(8);
     *(.boot_args*);
-    . = ALIGN(4);
+    . = ALIGN(8);
   } >BOOT_ARGS
 }
diff --git a/core/embed/firmware/memory_DISC2.ld b/core/embed/firmware/memory_DISC2.ld
@@ -115,10 +115,10 @@ SECTIONS {
     . = ALIGN(4);
   } >SRAM5
 
-  .boot_args : ALIGN(4) {
+  .boot_args : ALIGN(8) {
     *(.boot_command*);
-    . = ALIGN(4);
+    . = ALIGN(8);
     *(.boot_args*);
-    . = ALIGN(4);
+    . = ALIGN(8);
   } >BOOT_ARGS
 }
diff --git a/core/embed/firmware/memory_T.ld b/core/embed/firmware/memory_T.ld
@@ -97,8 +97,8 @@ SECTIONS {
     . = ALIGN(4);
   } >CCMRAM
 
-  .boot_args : ALIGN(4) {
+  .boot_args : ALIGN(8) {
     *(.boot_args*);
-    . = ALIGN(4);
+    . = ALIGN(8);
   } >BOOT_ARGS
 }
diff --git a/core/embed/prodtest/memory_stm32f4.ld b/core/embed/prodtest/memory_stm32f4.ld
@@ -75,8 +75,8 @@ SECTIONS {
     . = 4K; /* this acts as a build time assertion that at least this much memory is available for stack use */
   } >SRAM
 
-  .boot_args : ALIGN(4) {
+  .boot_args : ALIGN(8) {
     *(.boot_args*);
-    . = ALIGN(4);
+    . = ALIGN(8);
   } >BOOT_ARGS
 }
diff --git a/core/embed/prodtest/memory_stm32u5a.ld b/core/embed/prodtest/memory_stm32u5a.ld
@@ -114,10 +114,10 @@ SECTIONS {
     . = ALIGN(4);
   } >SRAM5
 
-  .boot_args : ALIGN(4) {
+  .boot_args : ALIGN(8) {
     *(.boot_command*);
-    . = ALIGN(4);
+    . = ALIGN(8);
     *(.boot_args*);
-    . = ALIGN(4);
+    . = ALIGN(8);
   } >BOOT_ARGS
 }
diff --git a/core/embed/reflash/memory_stm32f4.ld b/core/embed/reflash/memory_stm32f4.ld
@@ -74,8 +74,8 @@ SECTIONS {
     . = 4K; /* this acts as a build time assertion that at least this much memory is available for stack use */
   } >SRAM
 
-  .boot_args : ALIGN(4) {
+  .boot_args : ALIGN(8) {
     *(.boot_args*);
-    . = ALIGN(4);
+    . = ALIGN(8);
   } >BOOT_ARGS
 }
diff --git a/core/embed/reflash/memory_stm32u5a.ld b/core/embed/reflash/memory_stm32u5a.ld
@@ -115,10 +115,10 @@ SECTIONS {
     . = ALIGN(4);
   } >SRAM5
 
-  .boot_args : ALIGN(4) {
+  .boot_args : ALIGN(8) {
     *(.boot_command*);
-    . = ALIGN(4);
+    . = ALIGN(8);
     *(.boot_args*);
-    . = ALIGN(4);
+    . = ALIGN(8);
   } >BOOT_ARGS
 }