New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Error in Questasim Simulation #114

Open

aaqdas opened this issue Jul 26, 2023 · 0 comments

aaqdas commented Jul 26, 2023 •

edited

Loading

Fatal: Unexpected signal: 11. /# //wsl.localhost/Ubuntu-20.04/home/aqdas/vicuna/sim/../rtl/vproc_mul_block.sv(1): Vopt Compiler exiting

The text was updated successfully, but these errors were encountered:

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment