Skip to content

Issues: vproc/vicuna

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

31 Open 69 Closed
31 Open 69 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

How to handle "30525: Illegal instruction (hart 0) at PC 0x0000208c: 0x304022f3"?
#123 opened Sep 12, 2024 by deeplearner92
How to Handle conv + bias in conv_3x3 for input(int8) * weight(int8) + bias(int32)?
#122 opened Jul 30, 2024 by Haleski47
Applications hang indefinitely on Verilator when size of data cache is different than 0
#121 opened Jan 4, 2024 by maheshejs
1
Certain applications when executed with dual and triple pipeline configurations on verilated model of Vicuna hang indefinittely
#119 opened Nov 28, 2023 by AnjaliVerma1314
Machine mode CSRs not accessible with Ibex host core when using Vicuna's verilated model
#118 opened Nov 28, 2023 by AnjaliVerma1314
1
Error in Questasim Simulation
#114 opened Jul 26, 2023 by aaqdas
'Illegal Instruction' when executing sign and zero extend functions when destination LMUL=8
#112 opened Jul 3, 2023 by ParkerJones567
Combinatorial Loop Alert while Generating bitstream for vicuna using CV32E40X as a scalar core
#111 opened May 5, 2023 by Nikhil-311293
4
Floating point support.
#110 opened Mar 16, 2023 by Nikhil-311293
No way to clear a cache error?
#105 opened Sep 24, 2022 by stevobailey
Vicuna + Ibex and WFI
#104 opened Aug 11, 2022 by stevobailey
narrowing instructions are never popped from the instruction queue
#103 opened Aug 11, 2022 by moimfeld
1
Wrong operand for vwmacc(u|us|su).vx
#102 opened Aug 11, 2022 by moimfeld
Wrong result generated by multiply unit (probably control logic related)
#101 opened Aug 9, 2022 by moimfeld
1
vslidedown.(vx|vi) issue when VLMAX is exceeded
#99 opened Aug 8, 2022 by moimfeld
Masking not working
#98 opened Aug 8, 2022 by moimfeld
Tail-undisturbed policy violation for comparison instructions.
#97 opened Aug 8, 2022 by moimfeld
Rounding issue for vasub(u).(vv|vx)
#96 opened Aug 8, 2022 by moimfeld
Suggestion for vectorizing MaxPool and Convolution Layer
#95 opened Jul 26, 2022 by Mousavikia
1
Error in Synthesizing the vicuna on Genesys2 board question Further information is requested
#91 opened Jul 7, 2022 by Nikhil-311293
4
Illegal configuration created by config.mk bug Something isn't working
#89 opened Jun 27, 2022 by moimfeld
2
Verilator problem in simulating added custom config
#86 opened Jun 17, 2022 by Mousavikia
Rare infinite stall triggered by a specific delay constellation during memory transactions bug Something isn't working
#85 opened Jun 15, 2022 by moimfeld
1
Tail-agnostic policy violation for mask instruction bug Something isn't working
#79 opened Jun 9, 2022 by moimfeld
1
vzext.vf2 instruction execution problem bug Something isn't working
#75 opened Jun 7, 2022 by moimfeld
4
ProTip! Mix and match filters to narrow down what you’re looking for.