Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Remove vsim/emulator flows, add simple make verilog flow (backport #3494) #3502

Merged
merged 1 commit into from
Sep 26, 2023

Conversation

mergify[bot]
Copy link
Contributor

@mergify mergify bot commented Sep 26, 2023

This is an automatic backport of pull request #3494 done by Mergify.


Mergify commands and options

More conditions and actions can be found in the documentation.

You can also trigger Mergify actions by commenting on this pull request:

  • @Mergifyio refresh will re-evaluate the rules
  • @Mergifyio rebase will rebase this PR on its base branch
  • @Mergifyio update will merge the base branch into this PR
  • @Mergifyio backport <destination> will backport this PR on <destination> branch

Additionally, on Mergify dashboard you can:

  • look at your merge queues
  • generate the Mergify configuration with the config editor.

Finally, you can contact us on https://mergify.com

* Remove vsim/emulator flows, add simple make verilog flowx

* Remove unnecessary dependencies from Makefile'

(cherry picked from commit 4a1715e)
@jerryz123 jerryz123 merged commit e377336 into master Sep 26, 2023
25 checks passed
@jerryz123 jerryz123 deleted the mergify/bp/master/pr-3494 branch September 26, 2023 20:16
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

1 participant