Skip to content

Actions: eddieh-xlnx/fpga24_routing_contest

Actions

wirelength_analyzer

Actions

Loading...
Loading

Show workflow options

Create status badge

Loading
wirelength_analyzer.yml
191 workflow runs
191 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

[pull] master from Xilinx:master wirelength_analyzer #141: Pull request #26 opened by pull bot
March 7, 2024 23:33 3m 46s Xilinx:master
Xilinx:master
March 7, 2024 23:33 3m 46s
Add explicit links to overview slides wirelength_analyzer #140: Commit 67c94e1 pushed by pull bot
March 2, 2024 07:44 21m 37s master
master
March 2, 2024 07:44 21m 37s
[pull] master from Xilinx:master wirelength_analyzer #139: Pull request #25 opened by pull bot
March 1, 2024 21:14 4m 7s Xilinx:master
Xilinx:master
March 1, 2024 21:14 4m 7s
Post final submission cleanup (#81) wirelength_analyzer #138: Commit 32bdeb2 pushed by pull bot
February 24, 2024 17:40 3m 44s master
master
February 24, 2024 17:40 3m 44s
[pull] master from Xilinx:master wirelength_analyzer #137: Pull request #24 opened by pull bot
February 24, 2024 08:34 3m 42s Xilinx:master
Xilinx:master
February 24, 2024 08:34 3m 42s
Bump copyright wirelength_analyzer #136: Commit 4dfcda8 pushed by pull bot
February 10, 2024 05:20 3m 49s master
master
February 10, 2024 05:20 3m 49s
[pull] master from Xilinx:master wirelength_analyzer #135: Pull request #23 opened by pull bot
February 10, 2024 04:33 3m 49s Xilinx:master
Xilinx:master
February 10, 2024 04:33 3m 49s
Update compute-score.py wirelength_analyzer #134: Commit 827fc42 pushed by pull bot
February 6, 2024 11:25 3m 45s master
master
February 6, 2024 11:25 3m 45s
[pull] master from Xilinx:master wirelength_analyzer #133: Pull request #22 opened by pull bot
February 6, 2024 02:22 3m 51s Xilinx:master
Xilinx:master
February 6, 2024 02:22 3m 51s
[Actions] Move to latest actions (#80) wirelength_analyzer #132: Commit d51522a pushed by pull bot
February 3, 2024 20:38 3m 41s master
master
February 3, 2024 20:38 3m 41s
[pull] master from Xilinx:master wirelength_analyzer #131: Pull request #21 opened by pull bot
February 3, 2024 10:51 3m 35s Xilinx:master
Xilinx:master
February 3, 2024 10:51 3m 35s
Do not restrict CheckPhysNetlist to 6G outside of Actions (#76) wirelength_analyzer #130: Commit fd0fa4e pushed by eddieh-xlnx
January 23, 2024 22:56 3m 1s master
master
January 23, 2024 22:56 3m 1s
[WirelengthAnalyzer] Add support for CMACE4 (#73) wirelength_analyzer #129: Commit d1546d8 pushed by pull bot
January 20, 2024 04:30 2m 54s master
master
January 20, 2024 04:30 2m 54s
[pull] master from Xilinx:master wirelength_analyzer #128: Pull request #20 opened by pull bot
January 20, 2024 00:01 2m 49s Xilinx:master
Xilinx:master
January 20, 2024 00:01 2m 49s
Up to 5 finalists wirelength_analyzer #127: Commit 004fdc6 pushed by pull bot
January 16, 2024 21:41 2m 51s master
master
January 16, 2024 21:41 2m 51s
[pull] master from Xilinx:master wirelength_analyzer #126: Pull request #19 opened by pull bot
January 16, 2024 11:17 3m 5s Xilinx:master
Xilinx:master
January 16, 2024 11:17 3m 5s
Restore BENCHMARKS_URL to upstream wirelength_analyzer #125: Commit 595c70d pushed by pull bot
January 13, 2024 03:15 3m 2s master
master
January 13, 2024 03:15 3m 2s
[pull] master from Xilinx:master wirelength_analyzer #124: Pull request #18 synchronize by eddieh-xlnx
January 12, 2024 19:05 15m 1s Xilinx:master
Xilinx:master
January 12, 2024 19:05 15m 1s
[pull] master from Xilinx:master wirelength_analyzer #123: Pull request #18 synchronize by eddieh-xlnx
January 12, 2024 19:04 3m 0s Xilinx:master
Xilinx:master
January 12, 2024 19:04 3m 0s
Fix make.yml wirelength_analyzer #122: Commit ab7b039 pushed by eddieh-xlnx
January 12, 2024 17:48 2m 49s rwroute_lutrt
rwroute_lutrt
January 12, 2024 17:48 2m 49s
Add --lutRoutethru to GitHub Actions wirelength_analyzer #121: Commit 93b5de4 pushed by eddieh-xlnx
January 12, 2024 17:40 2m 49s rwroute_lutrt
rwroute_lutrt
January 12, 2024 17:40 2m 49s
[pull] master from Xilinx:master wirelength_analyzer #120: Pull request #18 synchronize by eddieh-xlnx
January 12, 2024 17:20 2m 53s Xilinx:master
Xilinx:master
January 12, 2024 17:20 2m 53s
[pull] master from Xilinx:master wirelength_analyzer #119: Pull request #18 opened by pull bot
January 12, 2024 16:09 2m 54s Xilinx:master
Xilinx:master
January 12, 2024 16:09 2m 54s
Update Makefile wirelength_analyzer #118: Commit 960f773 pushed by eddieh-xlnx
January 11, 2024 21:03 12m 29s makefile-cleanup
makefile-cleanup
January 11, 2024 21:03 12m 29s
Update Makefile comment wirelength_analyzer #117: Commit de0f4bd pushed by eddieh-xlnx
January 11, 2024 21:03 10m 34s makefile-cleanup
makefile-cleanup
January 11, 2024 21:03 10m 34s