Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Fix CI #116

Open
wants to merge 3 commits into
base: main
Choose a base branch
from
Open

Fix CI #116

wants to merge 3 commits into from

Conversation

PhilippvK
Copy link

  • Fixed failing download in lint job
  • Increase runner disk space to avoid running out of storage
  • Update actions to latest versions

One CI job (unit (elem, cv32e40x)) is still failing but AFAIK this was already an issue a year ago:

[23702] %Error: vproc_core_sva.svh:22: Assertion failed in TOP.vproc_top.v_core: attempt to commit instruction ID 3, which already had a commit transaction
%Error: /home/runner/work/vicuna/vicuna/sim//../sva//vproc_core_sva.svh:22: Verilog $stop

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

1 participant